Abstract-Analog signal processing (ASP) is a promising alternative to DSP techniques in millimeter-wave (mm-wave) technologies such as 5G, with the second-order all-pass networks a key building block in ASPs. We present an active on-chip mm-wave second-order all-pass network in a 130-nm, 280-GHz f max SiGe BiCMOS process with an effective bandwidth of 40 GHz, peak delay of 62 ps at 36 GHz, delay Q D value of 3.6, and a magnitude ripple of 1.4 dB. A layout-focused design methodology incorporating layout parasitics and process tolerances is followed. This is the first reported mm-wave bandwidth second-order all-pass network and the first monolithic microwave integrated all-pass network with a Q D value greater than 1.
I. INTRODUCTION

D
ATA traffic of future 5G telecommunication systems is anticipated to increase 10 000-fold compared to current rates, necessitating wideband millimeter-wave (mm-wave) front-haul links [1] . One possible mitigating approach to process wideband data in real time is to replace some baseband DSP blocks with analog signal processing (ASP) equivalents at RF [2] .
Two fundamental building blocks of ASPs are dispersive first-and second-order all-pass networks [3] (as opposed to flat delay used in true-time delay networks [4] , [5] ) for which both passive and active implementations have been proposed [6] - [11] . In many applications, a large bandpass delay Q value (Q D ) [2] , [6] is required. Real-time spectrum analysis [6] requires Q D > 3.5 and Q D > 10 for a discernible frequency discrimination resolution of ∼0.4 f 0 and ∼0.2 f 0 , respectively. In frequency scanning antenna arrays, a Q D of 2 has been shown to result in a mapping of 60°/GHz [6] , with higher Q D required for finer spatial resolution. In m-ary pulseposition modulation, a Q D of 3.14 is required to create a maximum delay of one pulsewidth. Increasing Q D , however, also increases the insertion loss of the network at resonance, which is exacerbated by low attainable on-chip inductor Q-factors (typically less than 10) [11] . In response to this, active implementations of all-pass networks have been proposed [7] - [11] , but none achieve Q D values larger than 0.2. A suitable single-transistor second-order all-pass network with inductor Q-factor enhancement was proposed in [12] , but the published synthesis method relies on zero length interconnects and ideal components. In monolithic microwave integrated circuits (MMICs), the circuit's design would be complicated by layout RLC parasitics and finite component Q-factors.
In this letter, we present an MMIC second-order allpass response with a Q D value larger than 1 for the first time, through augmentation of the procedure in [12] with an optimization-based, layout-focused design methodology which incorporates accurate device models as well as layout-specific RC parasitic extraction. The effects of component tolerances on the group delay and magnitude responses are further investigated. The proposed design is prototyped in a 130-nm SiGe BiCMOS process as proof of concept.
II. DESIGN PROCEDURE AND SIMULATION
The single-transistor second-order all-pass network (based on [12] ) is shown in Fig. 1 . A single HBT n-p-n transistor (L e = 6 μm, W e = 120 nm, and multiplicity = 4) is used with emitter parameters as shown. Transmission lines T 1 and T 2 , each placed over a deep trench, act as inductors connected in series with capacitor C 1 to form a resonant LC tank. Interconnects over the shielding ground plane are explicitly modeled from the foundry process design kit (PDK) pcells as inductive elements T 3 and T 4 . This approach models potential 1531-1309 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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distributed inductance in long interconnects with foundryqualified PDK pcells, negating the need for finite element method modeling of the layout. The V DD bias connection is modeled as a 5-nH inductor, though the circuit's performance is found largely insensitive to this choice. A decoupling capacitor is included as C 3 , with a gain-enhancement capacitor C 2 added to extend the bandwidth of the network. Further RC layout parasitics (as opposed to device parasitics and inductive interconnects included in foundry PDK pcell models) are further extracted and included in the final layout-ready simulation as demonstrated later.
The following design procedure is proposed. 1) Design equations from [12] are used for initial component values neglecting layout parasitics (C 3 → ∞ and C 2 → 0). 2) An optimization is performed in simulation using the foundry PDK and initial values. C 3 is minimized without compromising decoupling, while C 2 is optimized to reduce high-frequency peaking. 3) Using the values obtained in step 2, a layout is constructed. RC layout parasitics are extracted with an automated tool, while inductive parasitics T 3 and T 4 are explicitly included in the schematic from pcells.
4) A second optimization is performed, this time including all parasitics (T 3 , T 4 , and extracted RC). 5) The layout is updated to reflect the optimized changes.
A. Theoretical Calculations
The ideal second-order all-pass voltage transfer function of Fig. 1 can be written as
where s n = s/ω 0 , Q D = τ ω 0 /4 is the delay Q-value, ω 0 = 2π f 0 is the center frequency of the second-order all-pass delay function, and τ is the corresponding peak-to-nominal group delay. Equating similar terms in (2) with those in [12] leads to
where L is the combined inductance of T 1 and T 2 , G 2 = 1/R 2 , and G is the combined parasitic conductance in parallel with T 1 , T 2 , and C 1 . Conductance G 1 is chosen as detailed in [12] to meet the all-pass condition. Applying step 1 of the design procedure using (1)- (3) and [12] , we set τ = 38 ps, f 0 = 30 GHz, G = 0.04 S, and G 2 = 0.086 S. As the proposed network is designed to operate as a voltage-mode device, 50-impedance matching and return loss are not considered as goals. This results in G 1 = 0.025 S, C 1 = 136 fF, and L = 207 pH. Initial values for C 2 and C 3 are chosen as 60 fF and 75 pF, respectively. Using these values, the circuit schematic of Fig. 1 (excluding layout parasitics and interconnects) is simulated using the foundry PDK. The results are shown in Fig. 2 (blue trace) . The effect of nonidealities is clear from the initial transmission magnitude variation of 7 dB and delay peak offset of 4 GHz. 
B. Application of Layout-Based Optimization
The first optimization is now performed to account for the device nonidealities (step 2 of the procedure), where f 0 , τ , and passband magnitude variation are set as gradient-based optimization goals with C 1 , C 2 , L, R 1 , and R 2 chosen as variables. The resulting magnitude and group delay responses in Fig. 2 (red trace) indicate that the passband magnitude variation is improved to 0.8 dB, with f 0 and τ goals met.
Next, in step 3, a layout is drawn as shown in Fig. 3 , and layout parasitics are extracted. T 3 and T 4 are included explicitly, as these were assumed 0 in step 2.
The 146 parasitic capacitors and 35 parasitic resistors are extracted from the layout, with the dominant layout parasitic resistors indicated in Fig. 1 . The sum of layout parasitic capacitances at each node is comparable to some component values (e.g., C 1 ) justifying the RC extraction and layout-based approach. Another optimization is performed (step 4) using the same optimization goals and variables, but now including the extracted RC layout parasitics. The resulting responses are shown in Fig. 2 (black trace) .
It is found that the initial optimization parameters do not offer sufficient variation to meet all the predefined goals while maintaining passband variation of below 1.5 dB. This is a known tradeoff in designing high-Q D networks [2] , [3] . The final achieved values of f 0 = 33.2 GHz and τ = 45.13 ps with magnitude variation of 1.5 dB (2.14 dB including peaking) represent a fair tradeoff between passband flatness and deviation from desired τ and f 0 . The network's bandwidth is limited to 50 GHz by a spurious second delay peak at 56 GHz. An average output noise of 0.69 nV/ √ Hz is simulated over the band.
III. MEASUREMENT RESULTS
The design is prototyped in the GlobalFoundries US 8HP 130-nm SiGe BiCMOS process and measured with 150-μm pitch ground-signal-ground wafer probes [ Fig. 4 (inset) ] on an Anritsu ME7828A VNA, with a single dc bias needle supplying V DD . The network consumes 9.3 mW. The measured S-parameters are converted to ABCD parameters, and the voltage transfer is extracted as shown in Fig. 4 , with substantial dispersion observable down to ∼20 GHz. A magnitude response ripple of 1.4 dB over a bandwidth of 40 GHz is measured. The obtained τ of 62.4 ps is larger than the simulated value of 45 ps, and f 0 is offset by 6.23 GHz. The poor absolute tolerances of on-chip TaN resistors (also shown in Fig. 4 ) may partially explain the magnitude ripple and τ discrepancies, but Fig. 2 would indicate that the discrepancy in f 0 is, more probably, the result of unmodeled parasitics. Table I. IV. CONCLUSION An optimization-based, layout-focused design procedure is applied to produce the first dispersive active on-chip mm-wave second-order all-pass network with a delay Q D value of 3.6, which enables various ASP applications for the first time. Future work will focus on synthesizing higher order delay functions by cascading multiple second-order all-pass sections, introducing postproduction tuning mechanisms for f 0 and τ , and including impedance matching for 50-system integration.
